#### MOS LSI

#### TMB 4045 JL, NL; TMS 4047 JL, NL 1924 WORD BY 4-BIT STATIC RAM

MOVEMBER 1977

- 1924 X 4 Organization
- . Single + V, ± 10% Supply
- High Density 18-and 20-pin Packages
- Fully Static Operation (No slocks, no refresh, no timing stroke)
- 5 Perfermence Ranges

4	<b>ACCERS</b>	READ OR WRITE
	TIME	CYCLE TIME
•	(MAX)	(MIN)
TMR 4046-15, TMS 4047-15	160 ns	150 ns
TME 4046-30, TMB 4047-30	200 ns	200 m
TMS 4048-26, TMB 4047-25	<b>350</b> m	260 rus
TMS 4048-30, TMS 4045-30	300 AE	300 na
TMS 4048-45, TMS 4047-48	450 ns	450 ms

- 400-mV Guaranteed DC Noise Immunity With Standard TTL Loads — No Pull-Up Resistors Required
- Common I/O With <u>Three-State Outputs</u> and <u>Chip</u>
   Select <u>Control</u> for OR-Tie Capability
- Fan-Out to 1 Series 74 or 74\$ TTL Load No
  Pull-Up Resistors Required
- Low Power Dissipation
   400 mW (-25, -30, -45) Maximum
   560 mW (-15, -20) Maximum

#### description

This series of static random-access memories is organized as 1024 words of 4 bits. Static design results in reduced overhead costs by elimination of refresh-clocking circuitry and by simplification of timing requirements. Because this series is fully static, chip select may be tied low to further simplify system timing. Output data is always available during a read cycle.

All inputs and outputs are fully compatible with Series 74 or 745 TTL. No pull-up revistors are required. The TMS 4045/4047 series is menufactured using TI's relieble N-channel silicon-gate technology is optimize the cost/performance reletionship. Soth the TMS 4045 and TMS 4047 are characterized to reside data at VCC = 2.4 V to reduce power dissipation. Furthermore for applications such as battery backup, the TMS 4047 has separate VCC pin for the array and periphery, and data will be retained if power safely to the array is maintained.

TMS 4Q45
18-PIN CERAMIC AND PLASTIC
PUAL IN LINE PACKAGES
TOP WENT

<b>♣</b> 1	e Ue	18	νœ
44.2		17	A <sub>7</sub>
A4 3	<b>a b</b>		
Ag 4	0 0	15	Ag.
Ag 5		14	1/01
A1 #	<b>d b</b>	43	1/02
40 17		32	1/03
3 4	0	41	1/04
Va. 5		10	₩

#### #M6 4047 \$0-RIN ESTANIC-AND PLASTIC #MAL-IN-LINE PAGKAGES (TOP-VIEW)

羅河	E		3	20	Y <sub>CC1</sub>
<b>195</b> ∂2	E	- 1		19	VCCZ
Ag 13	0	į	8	18	A7
A4 4			3	17	4
A2 5	8		В	16	A0
A0 #	0		Э	15	1/01
A <sub>1</sub> 7	Е		3	14	1/02
A <sub>2</sub> \$	0		•	13	1/03
¥ •	Е		3	13	UQ4
V <sub>SS</sub> 10	0		9	11	W

PIN NAMES		
A0-A9	Addresses	
1/01-1/04	Data input/output	
Ō₹	Output Enable	
\$	Chip Select	
VCC (TMS 4045)	+5 V Supply	
15110 4007	+5 V Supply	
VCC1 (TMS 4047)	Tarray only i	
M (TMC 4047)	+5 V Supply	
V <sub>CC2</sub> (TMS 4047)	(periphery only)	
VSS	Ground	
₩	Write Emble	

PRELIMINARY DATA SHEET: 198 Supplementally data will be published at a later date.

TEXAS INSTRUMENTS

TMS4244, TMS4245

4k STATIC RAMS

CYCLE TIME (MIN) 150 ns 200 ns 250 ns 300 na

450 ns

READ OR WRITE

250 ns TM\$ 4244-30, TMS 4246-30 300 ns TMS 4244-45, TMS 4245-45 Single +5-V ± 10% Supply

ACCESS

MAYL

150 ns

200 ns

Low operating power, 300 mW typical

• 4096 x 1 and 1024 x 4 Organization

 Plug-compatible with TMS 4044, TMS 4045 Chip select automatic power down feature - Typical standby power 50 mW

High density 18-pin packages

• Five performance ranges:

TMS 4244-15, TMS 4246-15

TMS 4244-20, TMS 4245-20

TMS 4244-26, TMS 4246-26

Fully TTL-compatible with 400-mV guaranteed DC noise immunity with Standard Series 74 TTL.

#### description

MOS

LSI

These new 4K fully static random access memories feature—automatic chip select power down. They are fully compatible with the existing TMS 4044/4045 series, and allow approximately 80 percent reduction in standby power with no performance degradation. This is achieved by the use of a unique design approach which combines the ease-of-use features associated with non-clocked fully static memories and the reduced standby power dissipation of clocked static memories. Thus the system designer can develop very low power systems without the need for clocks, address

### NL; TMS 4047 JL, NL Y 4-BIT STATIC RAM

NOVEMBER 1977

THE ADAR 18-PIN CERAMIC AND PLASTIC DUAL-IN-LINE PACKAGES (TOP VIEW)

<b>A</b> 1 [		18	Vcc
A5 2 [		17	Ay
A4 3 [		16	As .
A3 4 [		15	Ag
A0 5 (	1 6	14	1/01
A1 6 [		13	
A2 7		_	1/03
. <b>3</b>	1 6	11	1/04
Vas 9 (		10	
		_	

20-PIN CERAMIC AND PLASTIC DUAL-IN-LINE PACKAGES (TOP VIEW)

ŌĒ 1 [	$\prod$	<b>a</b> 20	V <sub>CC1</sub>
As 2 6		10	VCC2
· Ag 3 [		18	Ä7
A 4 0		17	As
_A3 # [6		<b>9</b> 18	40
A		9 16	1/01
A1 7 0		<b>9</b> 14	1/02
A2 8 0		<b>9</b> 13	1/03
₹ • [		0 12	1/04
V <b>SS</b> 10 🛭	i	11	W

PIN NAMES		
0-A9	Addresses	
01-1/04	Data input/output	
Ē	Output Enable	
	Chip Select	
CC (TMS 4045)	+5 V Supply	
CC1 (TMS 4047)	+5 V Supply	
CC111ms 40471	(array only)	
CC2 (TMS 4047)	+5 V Supply	
CC3 ((mo 4047)	(periphery only)	
\$\$	Ground	
	Write Enable	

This document describes the design specifications for a product under development. Texas Instruments reserves the right to change these specifications in any manner, without notice.

TEXAS INSTRUMENTS

AVAILABLE DURING 1978

set-up and hold times, and reduced date rates caused by cycle times longer than access time.

117

### SILVERSTAR LTD S.p.A.

Vla dei Gracchi, 20



MC68488

#### Advance Information

#### **GENERAL PURPOSE INTERFACE ADAPTER**

The MC68488 GPIA provides the means to interface between the IEEE488 standard instrument bus and the MC6800 The 488 instrument bus provides a means for controlling and moving data from complex systems of multiple instruments.

The MC68488 will automatically handle all handshake protocol needed on the instrument bus.


- Single or dual primary address recognition.
- Secondary address capability
- ·Complete source and acceptor handsnakes
- -Programmiable interrupts
- •RFD holdoff to prevent data overrun
- Operates with DMA controller
- ·Serial and parallel polling capability
- ·Talk-only or listen-only capability
- Selectable automatic features to minimize software
- Synchronization trigger output
- -M6800 bus compatible

#### MOS

(N-CHANNEL, SILICON-GATE DEPLETION LOAD)


GENERAL PURPOSE INTERFACE ADAPTER

L SUFFIX CERAMIC PACKAGE CASE 715




NOT SHOWN:

PSUFFIX
PLASTIC PACKAGE
CASE 711



1900 B. 1800



lontno Transiter

Data Syte

Mania 8)

# GENERAL DESCRIPTION

ATTENDED IN


microprocessor as a part of the initialization sefrom switches or jumpers on a PC board by a tivated. Device addresses are set into each GPIA devices which have matching addresses are acaddresses on the instrument bus data lines; those the attention line true and sending talk or listen controller dictates the role of each device by making to, or transferred between instruments. A bus trolled or programmed. Data may be taken from, sent interconnected and remotely and automatically con-Using this standard, many instruments and be zinemutizni tnegilletni mort bns ot noitscinum parallel, byte-serial bus structure designed for com The IEEE 488 instrument bus standard is bit

single or multiple GPIA's. instrument bus commands may also be sent to When the controller makes the attention line true,

conductently. devices of different speeds to receive the same data presently addressed as active. This permits several can respond, but no faster than the slowest device mation transfer can proceed as fast as the devices initiated until the previous step is completed. Inforhandshake lines. No step in the sequence can be data lines under sequential control of the three and instrument and instrument bus instrument bus

other microprocessors. some additional logic, the GPIA could be used with powered-on without disturbing the 488 bus. With ditionally, a powered-off instrument may be electrical specifications of the IEEE 488 bus. Adbus driver IC's (MC3448A's) to meet the complete

Many instrument bus protocol functions are complex protocol of the IEEE 488 instrument bus. tace between the MC6800 microprocessor and the The MC68488 GPIA has been designed to inter-



Alst or sidA 8 epiveO

pue 'uessile

Able' to talk

Device A بدوالإله أ

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	Vdc
Input Voltage	V <sub>in</sub>	-0.3 to +7.0	Vdc
Operating Temperature Range	TA	0 to +70	οС
Storage Temperature Range	T <sub>stq</sub>	-55 to +150	°С
Thermal Resistance	"JA	82.5	°C/W


This device contains circitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

#### $\textbf{ELECTRICAL CHARACTERISTICS} \ (v_{CC} = 5.0 \ v_{CS} = 5.0 \ v_{CS} = 0, \ T_{A} = 0 \ \text{to } 70^{0} \text{C unless otherwise noted})$

Characteristic	Symbol	Min	Тур	Max	Unit
Flour High Voltage	VIH	V <sub>SS</sub> +2.0		vcc	Vdc
era it Now Voltage	Vit	V <sub>SS</sub> -0.3		V <sub>SS</sub> +0.8	
Inaut Erakage Current (V <sub>10</sub> = 0 to 5.25 V)	1,11	~	1.0	2.5	μAde
Three State (Off State) Input Conent D0 - D7 (V <sub>10</sub> = 0.4 to 2.4 V)	7 ITSI		2.0	10	Adcبر
Outbut High Voltage . 11 - <sub>23</sub> 205 μΑν	, Уон	V <sub>SS</sub> +2.4		_	Vdc
Comparison Valtage				V <sub>SS</sub> +0.4 V <sub>SS</sub> +0.4	Vdc
of the following of the States (1997) and th			10	10	μAdg
			600		mW
	:	:		12.5 7.5	r

- FIGURE 4 - FIN ASSIGNMENT

HOLDER OF SOURCE AND ACCOMPTON HANDSHAKE



· <u>i</u> l	J .RQ
2	13) 835 130 HG
31	
· · · · · ·	- 17.31
ant <del>- T</del> i	, manual (1999)
r 10	har red
	35 <sub>181</sub>
n : <u>2</u> 4	33 11.3
5 <u></u>	32 163
16	30 :84 31 :85
1 1	Loro
1 : 4	<u>□a</u> ::''9
11.5	lac ""
· · i · · · ·	<u> </u>
D 7 14	
and the second second	26 ATN
V = 1 + 1 + 1	25 8131
Tai Sugar member	24 (810
	23
11.	
776	[2]
* GO <del></del> -	140
١.	 

#### **BUS TIMING CHARACTERISTICS**

Characteristic	Symbol	Min	Max	Unit
READ (See Figure 5)		<u> </u>		
Enable Cycle Time	t <sub>cyc</sub> E	1.0	_	μς
Enable Pulse Width, High	PWEH	0.45	_	μς
Enable Pulse Width, Low	PWEL	0.43		μς
Setup Time, Address and R/W valid to enable positive transition	<sup>t</sup> AS	160		ns
Data Delay Time	todr	- 1	320	ns
Data Hold Time	tн	10	-	пş
Address Hold Time	<sup>t</sup> AH	10	_	ns
Rise and Fall Time for Enable input	ter, ter	_	25	ns


#### WRITE (See Figure 6)

Enable Cycle Time	tcycE	1.0	_	'n2
Enable Pulse Width, High	PWEH	0.45	<del></del>	μs
Enable Pulse Width, Low	PWEL	0.43		μs
Setup Time, Address and $R/\overline{W}$ valid to enable positive transition	†AS	160		ns
Data Setup Time	<sup>†</sup> DSW	195	<u> </u>	ns
Data Hold Time	tн	10		пѕ
Address Hold Time	t <sub>A</sub> H	10	_	ns
Rise and Fall Time for Enable input	t <sub>Er</sub> , T <sub>Ef</sub>	-	25	ns

#### OUTPUT (See Figure 7)

Output Delay Time				
DAV, DAC, RFD, EOI, ATN valid	tHD	_	400	ns
⊺∄1, T/Ã2 valid	<sup>t</sup> T/R1, 2D		400	ns

#### FIGURE 5 - BUS READ TIMING CHARACTERISTICS (Read Information from GPIA)



#### FIGURE 6 - BUS WRITE TIMING CHARACTERISTICS (Write Information into GPIA)





FIGURE 7 - OUTPUT BUS TIMING



AC.TI	ME VALUES	<u> </u>	e 24 <u>-</u>			
<u> </u>	Characteristics	9-12	Symbol*	Тур	Unit."	Water a street of the
Settlir	ng Time for Multiple Message	SH	Т1	≥2	μs***	are the second
Respo	nse to ATN	SH, AH, T, L	t <sub>2</sub>	≤200	ns S	表 (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)
Interf	ace Message Accept Time ‡	AH	Т3.	>0	0.0000000	PROPERTY CONTRACTOR CONTRACTOR
Respo	nse to IFC or REN False	T, TE, L, LE	14	<100	μs	Bully Branch
Respo	nse to ATN ● EOI	PP	ts	≤200	μs ns	See The see of the see

- \* Time values specified by a lower case t indicate the maximum time allowed to make a state transition. Time values specified by an upper case T indicate the minimum time that a function must remain in a state before exiting.
- \*\*If three-state drivers are used on the DIO DAV and EOI lines, T1 may be:
  - (1) ≥1100 ns ·
  - (2) Or ≥700 ns if it is known that within the controller ATN is driven by a three-state driver.
  - (3) Or ≥500 ns for all subsequent bytes following the first sent after each false transition of ATN [the first byte must be sent in accordance with (1) or (2)].
- ‡ Time required for interface functions to accept, not necessarily respond to interface messages.
- § Implementation dependent.

MPU bus clock rate — The current 6800 bus clock is  $\leq$  1 MHz but part should operate at 1.5 MHz (design goal), with appropriate settling times (T1).

#### **GPIA/MPU INTERFACE SIGNALS**

The MC68488 interfaces to the M6800 MPU with an eight-bit bidirectional data bus, a chip select, Read/Write line, least line, three register select lines, an interrupt request line, two DMA control lines, and an address switch enable line.

Bidirectional Data (DO-D7)—The bidirectional data lines allow the transfer of data between the MFU and the GPIA. The data bus output drives are three state devices that remain in the high impedance (off) state except when the MPU performs a GPIA read operation. The Read/Write line is in the read state when the GPIA is selected for a read operation.

Chip Select (CS)—This input signal is used to select the GPIA. CS must be low for selection of the device. Chip select decoding is normally accomplished with logic external to the chip.

generated by the MPU to control register access and direction of data transfer on the data bus. A low state on the GPIA Read/Write allows for the selection of one of seven write only registers when used in conjunction with the register select lines; RSO, RS1, RS2. A high state on the GPIA Read/Write allows for the selection of one of eight read only registers when used in conjunction with register select lines RS0, RS1, RS2.

Register Select (RSO, RS1, RS2)—The three register select lines are used to select the various registers inside the GPIA. These three lines are used in conjunction with the Read/Write line to select a particular register that is to be written or read. Table 1 shows the register select coding.

Interrupt Request ( $\overline{IRQ}$ )—The  $\overline{IRQ}$  output goes to the common interrupt bus for the MPU. This is an open drain output which is wire-ORed to the  $\overline{IRQ}$  bus. The  $\overline{IRQ}$  is set false (low) when an enabled interrupt occurs and stays false until the MPU reads from the interrupt status register.

Reset—The active low Reset line is used to initialize the chip during power on start up. Reset will be driven by an external power-up reset circuit.

DMA Control Lines (DMA Grant, DMA Request)—The DMA request line is used to signal waiting data when Byte In (BI) or Byte Out (BO) is set high for a DMA controller. The DMA request line is set high if either the BI or BO interrupt flags are set in the Interrupt Status Register (ROW) and the corresponding bits in the Interrupt Mask Register (ROR) are set true. The DMA request line is cleared when the DMA grant is made true. The DMA grant line is used to signal the GPIA that the DMA controller has control of the MPU data and address lines. \*DMA Grant must be grounded when not in use!



Address Switch Enable (ASE)—The ASE output is used to enable the device address switch three state buffers to allow the instrument address switch to be read on the MPU bus.

Clock Input (Clk)—The Clk input is normally a derivative of the MPU Ø2 clock.

TABLE 1 — Register Access

RS2	RS1	RS0	R/W	Register Title	Register Symbol
0	0	0	1	Interrupt Status	ROR
0	0	0	0	Interrupt Mask	ROW
0	0	1	1	Command Status	R1R
0	0	1	0	Unused	^
0	1	0	1	Address Status	R2R /
0	1	0	0	Address Mode	R2W
9	,	1	1	Auxiliary Command	R3R
, 0	1	1	0	Auxiliary Command	R3W
1	0	0	1	Address Switch*	R4R
1	0	0	0	Address	R4W
1	0	1	1	Serial Poll	R5R
	0	1	0	Serial Poll	R5W
7	1	0	1	Command Pass-Through	R6R
1	1	0	0	Parallel Poll	R6W
i	1	1	1	Data In	R7R
1	1	1	0	Data Out	R7W

<sup>&</sup>quot;External to MC68488.

#### GPIA/488 Interface Bus Signals

The GPIA provides a set of eighteen interface signal lines between the M6800 and the IEEE Standard 488 bus.

Signal Lines (IBO-IB7)—These bidirectional lines allow for the flow of seven bit ASCII interface messages and device dependent messages. Data appears on these lines in a bit-parallel byte-serial form. These lines are buffered by the MC3448A transceivers and applied to the 488 bus (DIO1-DIO8).

Byte Transfer Lines (DAC, RFD, DAV)—These lines allow for proper transfer of each data byte on the bus between sources and acceptors. RFD goes passively true indicating that all acceptors are "ready for data." A source will indicate the "data is valid" by pulling DAV low. Upon the reception of valid data by all acceptors, DAC will go passively true adicating that the "data has been accepted" by all acceptors.

Bus Management Lines (ATN, IFC, SRQ, EOI, REN)—These lines are used to manage an orderly flow of information across the interface lines.

Attention (ATN)—Is sent true over the interface to disable current talker and listeners freeing the signal lines (IBO-IB7). During the ATN active state devices monitor the DIO1 for addressing or an interface command. Data flows on the DIO1 lines when ATN is inactive (high).

Interface Clear (IFC)—Is used to put the interface system into a known quiescent state.

Service Request (SRQ)—Is used to indicate a need for attention in addition to requesting an interruption in the current sequence of events. This indicates to the controller that a device on the bus is in need of service.

Remote Enable (REN)—is used to select one of two alternate sources of device programming data, local or remote control.

End of Identify (EOI)—is used to signal the end of a multiple byte transfer sequence and in conjunction with ATN executes a parallel polling sequence.

Transmit/Receive Control Signals (T/R 1.  $T/\overline{R}$  2)—These two signals are used to control the quad transceivers which drive the interface bus. It is assumed that transceivers equivalent to the MC3448A will be used where each transceiver has a separate transmit/receive control pin. These pins can support one TTL load each. The outputs can then be grouped as shown in Figure 1 with SRQ hardwired high to transmit. The transmit/receive inputs of REN, IFC, and ATN are hardwired low to eceive. EOI is controlled by T/R1 through the MC3448A (or an equivalent) allowing it to transmit or receive. T/R1 operates exactly as T/R2 except during the parallel polling sequence. During parallel poll EOI will be made an input by T/R1 while DAV and IBO/IB7 lines are outputs.

# GPIA INTERNAL CONTROLS AND REGISTERS\*

There are fifteen locations accessible to the MPU data bus which are used for transferring data to control the various functions on the chip and provide current chip status. Seven of these registers are write only and eight registers are read only. The various registers are accessed according to the three least significant bits of the MPU address bus and the status of the Read/Write line. One of the



<sup>\*</sup>NOTE: Upper and lower case type designations will be used with the register bits to indicate remote or local messages respectively.

fifteen registers is external to the IC but an address switch register is provided for reading the address switches. Table 2 shows actual bit contents of each of the registers.

Data-In Register R7R—The data-in register is an actual eight-bit storage register used to move data from the interface bus when the chip is a listener. Reading the register does not destroy information in the data-out register. DAC (data accepted) will remain low until the MPU removes the byte from the data-in register. The chip will automatically finish the handshake by allowing DAC to go high. In RFD (ready for data) holdoff mode, a new handshake is not initiated until a command is sent allowing the chip to release holdoff. This will delay a talker until the available information has been processed.

DATA IN REGISTER

			Head	Ordy)			
D17	Dt6	D15	D14	D13	DI2	Dir	DIØ

Dig. DI7 Correspond to DIO1 DIO8 of the 488 1975 Standard and IEG-IE7 of the MC68488

Data-Out Register R7W — The data-out register is an actual eight-bit storage register used to move data out of the chip onto the interface bus. Reading from the data-in register has no effect on the information in the data-out register. Writing to the data-out register has no effect on the information in the data-in register.

DATA CUT RESISTER

(Write Only)											
DO7	DOC	D05	004	<b>២០</b> 3	DO2	DOI	ದಿರುವ				

DO0-DO7 Correspond to DIO1 DIO8 of the 488 1975 Standard and IED IE7 of the MC68488

Interrupt Mask Register ROW — The Interrupt Mask Register is a seven-bit storage register used to select the particular events that will cause an interrupt to be sent to the MPU. The seven control bits may be set independently of each other. If dsel (bit 7 of the Address Mode Register) is set high CMD bit 2 will interrupt on SPAS or RLC. If dsel is set low CMD will interrupt on UACG, UUCG, and DCAS in addition to RLC and SPAS. The Command Status

#### TABLE 2

				_					
	7	6	5	. 4	3	2	1	0	
ROW	1 <b>8</b> Q	80	GET		APT	CMD	END	BI	Interrupt "Mask" Rog
ROR	INT	60	GET		APT	CMD	END	. Ві	interrupt Status Reș
R1R	UACG	REM	LOK		RLC	SPAS	DCAS	UUCG	Command Status Reg.
R1W									Unused
R2R	ma	to	10	ATN	TACS	LACS	LPAS	TPAS	Address Status Reg.
R2W	dsel	to	lo		hlde	hlda		apte	Address Mode Reg.
R3R		DAC	DAV	RFD			ulpa	4	Auxiliary Command Reg.
R3W	Reset	rfdr	feoi	dacr	m\$a	rtl	dacd	fget	Auxiliary Commons (125)
R4R	UD3	UD2	UD1	AD5	AD4	AD3	AD2	AD1	Address Switch Reg.
R4W	isbe	dal	dat	AD5	AD4	AD3	AD2	AD1	Address Register
R5R		SRQS					S2	S1	Serial Poll Reg.
R5W.	S8	.rsvz	\$6	S5	S4 	\$3 	[	31	Series Controlly
R6R	B7	В6	<b>B</b> 5	84	B3	B2	B1	В0	Command Pass-thru Reg.
R6W	PPR8	PPR7	PPR6	PPR5	PPR4	PPR3	PPR2	PPR1	Paratiel Poll Reg.
	- D17	D16 4	D15	D14 ₹	. D13	D12	s^DI1 -	D10	C Data In Register
R7W	D07	D06	DO5	D04	DO3	DO2	DO1	D00	Data Out Register

Register R1R may then be used to determine which command caused the interrupt. Setting GET bit 5 allows an interrupt to occur on Group Execute Trigger Command, END bit 1 allows an interrupt to occur if EOI is true (low) and ATN is false (high). APT bit 3 allows an interrupt to occur indicating that a secondary address is available to be examined by the MPU if apte (bit 0 of Address Mode Register) is enabled and listener or talker primary address is received and a Secondary Command Group is received. A typical response for a valid secondary address would be to set msa (bit-3 of Auxiliary Command Register) true and dacr (bit 4 Auxiliary Command Register) true, releasing the DAC handshake. Bl indicates that a data byte is waiting in the data-in register. Bl is set high when data-in register is full. BO indicates that a byte from the data-out register has been accepted. BO is set when the data-out register is empty. IRQ enabled high allows any interrupt to be passed to the MFU.

#### INTERRUPT MASK REGISTER

(Write Only)

IRQ	во	GET	х	ДРТ	CMD	€ND	61
L,		أجاما		J	ن ـــــــــــــــــــــــــــــــــ	·	

iRO = Mask bit (er IRQ ; in-

50 - Interrupt on byte cutput

GET - Interrupt on Group Execute Tringer

APT - Interrupt on Secondary Address Past Through

CMD - Interrupt on SPAS + FILC + dsel (DCAS + UGCG + ) AUG

END - Interrupt on EOI and ATN

Bl - interrupt on byte input

The Interrupt Status Register ROR — The Interrupt Status Register is a seven-bit storage register which corresponds to the interrupt mask register with an additional bit INT bit 7. Except for the INT bit the other bits in the status register are set regardless of the state of the interrupt mask register when the corresponding event occurs. The IRO (MPU interrupt) is cleared when the MPU reads from the register. INT bit 7 is the logical OR of the other six bits ANDed with the respective bit of ROW.

#### INTERRUPT STATUS REGISTER

(Read Only)

INT	во	GET	×	APT	CMD	END	ВІ

INT - Logical OR of all other bits in this register ANDed with the respective bits in the interrupt mask register.

BO - A byte of data has been output

GET — A Group Execute Trigger has occurred

APT — An Address Pass Through has occurred

CMD - SPAS + RLC + dsel (DCAS + UUCG + UACG) has occurred

END :- An EOI has occurred with ATN = 0

BI .... - A byte has been received

Serial Poll Register R5R/W — The Serial Poll Register is an eight-bit storage register which can be both written into and read by the MPU. It is used for establishing the status byte that the chip sends

out when it is serial poll enabled. Status may be placed in bits 0 through 5 and bit 7. Bit 6 rsv (request for service) is used to drive the logic which controls the SRQ line on the bus telling the controller that service is needed. This same logic generated the signal SRQS which is substituted in bit 6 position when the status byte is read by the MPU IBO-IB7. In order to initiate a rsv (request for service), the MPU sets bit 6 true (generating rsv signal) and this in turn causes the chip to pull down the SRQ line. SRQS is the same as rsv when SPAS is false. Bit 6 as read by the MPU will be the SRQS (Service Request State)

#### SERIAL POLL REGISTER

(Read)

				,			
98	SRGS	S6	\$5	S4	\$3	52	v Va

\$1-\$8 - Status bits

SRQS - Bus in Service Request State

#### SERIAL POLL REGISTER

(Write)

S8	tev	56	<b>S</b> 5	S4	<b>S</b> 3	52	<b>S</b> 1

\$1-\$8 - Status bits

sv. - ge snate a service request

Parallel Poll Register R6W--This register who be loaced by the MFU and the bits in this register who be delivered to the instrument bus IBO-IB7 during PPAS (Parallel Poll Active State). This register powers up in the PPO (Parallel Poll No Capability) state. The reset bit (Auxiliary Command Register bit 7) will clear this register to the PPO state.

The parallel poll interface function is executed by this chip using the PP2 subset (Omit Controller Configuration Capability). The controller cannot directly configure the parallel poll output of this chip. This must be done by the MPU. The controller will be able to indirectly configure the parallel poll by issuing an addressed command which has been defined in the MPU software.

#### PARALLEL POLL REGISTER

(Write Only)

				<b>4</b> , ,				
PP8	PP7	PP6	PP5	PP4	PP3	PP2	FP1	

Bits delivered to bus during Parallel-Poll Active State (PPAS)

Register powers up in the PPØ state

Parallel Poll is executed using the PP2 subset

Address Mode Register R2W — The address mode register is a storage register with six bits for control: to, lo, hide, hida, dsel, and apte. The to bit 6 selects the talker/listener and addresses the chip to talk only. The lo bit 5 selects the talker/listener and sets the chip to listen only. The apte bit 0 is used to enable the extended addressing mode. If apte is set low the device goes from the TPAS (Talker Primary

Address State) directly to the TADS (Talker Addressed State). The hida bit 2 holds off RFD (Ready for Data) on ALL DATA until rfdr is set true. The hide bit 3 holds off RFD on EOI enabled (low) and ATN not enabled (high). This allows the last byte in a block of data to be continually read as needed. Writing rfdr true (high) will allow the next handshake to proceed.

#### ADDRESS MODE REGISTER

(Write Only)

 dsel — configure for automatic completion of handshake sequence on occurrence of GET, UACG, UUCG, SDC, or DCL commands

to — set to talk-only mode
to — set to listen-only mode
ndle — Hold-off RFD on end
hdla — Hold-off RFD on all data

agte - Enable the address pass-through feature

Address Status Register R2R — The address status register is not a storage register but simply an eight-bit port used to couple internal signal nodes to the MPU bus. The status flags represented here are stored internally in the logic of the chip. These status bits indicate the addressed state of the talker/listener as well as flags that specify whether the chip is in the talk only or listen only mode. The ATN, bit 4, contains the condition of the Attention Line. The ma signal is true when the chip is in:

TACS — Talker Active State
TADS — Talker Addressed State

LACS — Listener Active State

LADS — Listener Addressed State

SPAS - Serial Poll Active State

#### ADDRESS STATUS REGISTER

(Read Only)

ma to lo ATN TACS LACS LPAS TPAS	, <b>-</b>	,							
	ma	to	lo	ATN	TACS	LACS	LPAS	TPAS	ĺ

ma -- my address has occurred

to -- the talk-only mode is enabled to -- the listen-only mode is enabled

ATN — The Attention command is asserted TACS — GPIA is in the Talker Active State

EACS — GPIA is in the Listener Active State LPAS — GPIA is in the Listener Primary Addressed State

TPAS - GPIA is in the Talker Primary Addressed State


Address Switch Register R4R — The address switch register is external to the chip. There is an enable line (ASE) to be used to enable three-state drivers connected between the address switches and the MPU. When the MPU addresses the address switch register the enable line directs the switch information to be sent to the MPU. The five least significant bits of the eight-bit register are used to specify the bus address of the device and the remaining three bits may be used at the discretion of

the user. The most probable use of one or two of the bits is for controlling the listener only or talk only functions.

#### ADDRESS SWITCH REGISTER

الإيلىسية والعاري

(Read Only)



AD1-AD5 — Device address UD1-UD3 — User definable bits

When this "register" is addressed, the ASE pin is set which allows external address switch information from bus device to be read.

Address Register R4W — The Address Register is an eight-bit storage register. The purpose of this register is to carry the primary address of the device. The primary address is placed in the five least significant bits of the register. If external switches are used for device addressing these are normally read from the Address Switch Register and then placed in the Address Register by the MPU.

AD1 through AD5 bits 0-5 are for the device's address. The Isbe bit 7 is set to enable the Dual Primary Addressing Mode. During this mode the device will respond to two consecutive addresses, one address with AD1 equal to 0 and the other address with AD1 equal to 1. For example, if the device's address is HEX OF, the Dual Primary Addressing Mode would allow the device to be addressed at both HEX OF and HEX OE. The dal bit 6 is set to disable the listener and the dat bit 5 is set to disable the talker.

This register is cleared by the Reset input only (not by the reset bit of the Auxiliary Command Register bit 7).

When ATN is enabled and the primary address is received on the IBO-7 lines, the MC68488 will set bit 7 of the address status register (ma). This places the MC68488 in the TPAS or LPAS.

When ATN is disabled the GPIA may go to one of three states: TACS, LACS or SPAS.

#### ADDRESS REGISTER

(Write Only)

Isbe	dal	dat	AD5	AD4	AD3	AD2	AD1	

Isbe - enable dual primary addressing mode

dal – disable the listener dat – disable the talker

AD1-AD5 — Primary device address, usually read from address switch register

Register is cleared by the Reset input pin only.

Auxiliary Command Register R3R/W — Bit 7, reset, initializes the chip to the following states: (reset is set true by external Reset input pin and by writing into the register from the MPU).

SIDS-Source Idle State

AIDS-Acceptor Idle State

TIDS—Talker Idle State

LIDS—Listener Idle State



LOCS-Local State

NPRS-Negative Poll Response State

PPIS-Parallel Poll Idle State

PUCS—Parallel Poll Unaddressed to Configure State PPO—Parallel Poll No Capability

rfdr (release RFD handshake) bit 6 allows for completion of the handshake that was stopped by RFD (Ready For Data) holdoff commands hida and hlde.

fact (force group execute trigger) bit 0 has the same effect as the GET (Group Execute Trigger) command from the controller.

rtl (return to local) bit 2 allows the device to respond to local controls and the associated device functions are operative.

dacr (release DAC handshake) bit 4 is set high to allow DAC to go passively true. This bit is set to indicate that the MPU has examined a secondary address or an undefined command.

ulpa (upper/lower primary address) bit 1 will indicate the state of the LSB of the address received on the DIO1-8 bus lines at the time the last Primary Address was received. This bit can be read but not written by the MPU.

msa (valid secondary address) bit 3 is set true (high) when TPAS (Talker Primary Addressed State) or LPAS (Listener Primary Addressed State) is true. The chip will become addressed to listen or talk. The primary address must have been previously received.

RFD, DAV, DAC-(Ready For Data, Data Valid, Data Accepted) bits assume the same state as the corresponding signal on the MC68488 package pins. The MPU may only read these bits. These signals are not synchronized with the MPU clock.

dacd (data accept disable) bit 1 set high by the MPU will prevent completion of the automatic handshake on Addresses or Commands, dacr is used to complete the handshake.

feoi (forced end or identify) bit 5 tells the chip to send EOI low. The EOI line is then returned high after the next byte is transmitted. NOTE: The following signals are not stored but revert to a false (low) level one clock cycle (MPUФ2) after they are set true (high):

- 1. rfdr
- 2. feoi

These signals can be written but not read by the MPU.

<b>AUXILIARY</b>	COMMAND	REGISTE	R.	2
			_	-

4									有意识
-	•	ifdr	feoi	dacr		PA.	dacd	(144.5) (14.5)	Write
	reset	DAC	VAC	RFE	11150	no G	julpa	attra-	Read

initialize the chip to the following status;

(1) all interrupts cleared

(2) following bus states are in effect: SIDS, AIDS, LIDS, LOCS, PPIS, PUCS, and PPØ

(3) bit is set by Reset input pin

if GPTA is in LPAS or TDAS, setting msa will force GPTA msa to LADS or TADS

return to local if local lockout is disabled

state of LSB of bus at last-primary-address receive time ulpa Force group execute trigger command from the MPU fget

has occurred

continue handshake stopped by RFD holdoff rfdr

set EOI true, clears after next byte transmitted feoi

MPU has examined an undefined command or secondary dacr address

prevents completion of automatic handshake on Addresses dacd or Commands

\*

Command Status Register R1R - The command status register flags commands or states as they occur. These flags or states are simply coupled onto the MPU bus. There are five major address commands. REM shows the remote/local state of the talker/listener. RLC bit 3 is set when a change of state of the remote/local flip-flop occurs and reset when the command status register is read. DCAS bit 1 indicates that either the device clear or selected device clear has been received activating the device clear function. SPAS bit 2 indicates that the SPE command has been received activating the device serial poll function. UACG bit 7 indicates that an undefined address command has been received and depending on programming the MPU decides whether to execute or ignore it. UUCG bit 0 indicates that an undefined universal command has been received.

#### COMMAND STATUS REGISTER

(Reid) UACG REM LOK RLC SPAS DCAS UUCG

Undefined Addressed Command UACG-

REM Remote Enabled

Local Lockout Enabled LOK RLC Remote/Local State Changed

Serial Poll Active State is in effect

Device Clear Active State is in effect DCAS -

Undefined Universal Command

Command Pass-Through Register R6R — The command pass through is an eight-bit port with no storage. When this port is addressed by MPU it

consistent of the second secon



MOTOROLA Semiconductor Products Inc.

Primited in Switzer and 29-A7815.0


connects the instrument data bus (IBO-IB7) to the MPU data bus DO-D7. This port can be used to pass commands and secondary addresses that aren't automatically interpreted through to the MPU for inspection.

#### COMMAND PASS-THROUGH REGISTER


(Read Only) #5071

B7 B6 B5 B4 B3 B2 B1 B9

An eight-bit input port used to pass commands and secondary war addresses to MPU which are not automatically interpreted by the GPIA



		•		
	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
A	51.82	52.32	2.040	2.060
В	13.72	14.22	0.540	0.560
C	4.57	5.08	0.180	0.200
D	0.36	0.51	0.014	0.020
F	1.02	1.52	0.040	0.060
G	2.41	2.67	0.095	0.105
H	1.65	2.16	0.065	0.085
J	0.20	0.30	800.0	0.012
K	3.68	4.19	0.145	0.165
L	14.99	15.49	0.590	0.610
M	00	100	So	10°
N	0.51	1.02	0.020	0.040



	MILLIN	ETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
A	50.29	51.31	1.980	2.020	
В	14.86	15.62	0.585	0.615	
C	2.54	4.19	0.100	0.165	
D	0.38	0 53	0.015	0.021	
F	0.76	1.40	0.030	0.055	
G	2.54	1 BSC	0.10	0 BSC	
Н	0.70	1,75	0.030	0.070	
Ĵ	0.20	0.33	0.008	0.013	
К	2.54	4.19	0.100	0.165	
М	00	10°	Co	100	
N	0.51	1.52	0.020	0.060	

#### NOTE:

1. LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIA (AT SEATING PLANE), AT MAX. MAT'L CONDITION.

Circuit diagrams utilizing Motorola products are included as a means of diustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and

is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.



# Traffic Control for GPIB

# Intel's new Talker/Listener and Controller give you the green light for simplified IEEE-488 systems.

Microprocessors are revolutionizing the instrumentation marketplace. Thanks to GPIB, systems manufacturers have the first standard interface that allows intel- three addressing modes. Accordligent instruments to communicate with each other. Now the leading supplier of microprocessors delivers two peripheral chips—a Talker/ Listener and a Controller—that make it even easier to get on the IEEE-488 bus.

Instead of building your own interface logic, use Intel's 8291 Talker/Listener or 8292 Controller. They'll save you time, space and money. Used together they

let you implement all the IEEE-488 Standard bus functions without additional hardware or software. There's no more efficient traffic control for microprocessorbased systems.

#### Implement the full interface standards

Our 16-register Talker/ Listener operates within a 1-8 MHz clock range, so you can use it with a wide variety of microprocessors. It performs all the interface functions described by the IEEE-488 Standard: programmable data transfer rate, handshake protocol, talker/listener addressing procedures, device clearing and triggering and both serial and parallel polling schemes. But the 8291 gives you even more control.

For flexibility beyond the call of duty, Intel's Talker/Listener has ing to your application, you can address 8291 as either a major or minor talker/listener with either primary or secondary addressing.

# Selectable interrupts and EOS

8291 lets you initialize interrupt conditions, too. Any of 12 interrupt status bits can be enabled, giving the Talker/Listener full status

means added control in handling multi-byte transfers.

# First GPIB controller-on-a-chip

Now the GPIB control function is in LSI form, too. Our 8292 Controller communicates with the Talker/Listeners in your system to complete implementation of the IEEE-488 Standard, including transfer control protocol. It also executes service routines as indicated by interrupts and allows for seizure of control and/or initialization of the bus without destruction of ongoing data transmission.

## Intel gives you the go ahead

You can depend on Intel for the latest advances in microcomputer technology. Everything you need for tomorrow's instrumentation systems is here today, from microcomputers to the broadest range of memory and peripheral components available. Now you can build with Intel's new IEEE-488 Talker/ Listener and Controller chips. For detailed information, contact your local Intel sales office or write: Intel Corporation, 3065 Bowers Avenue, Santa Clara, CA 95051.



with the microprocessor. Finally, the 8291 is the only LSI device to offer EOS (end of

sequence) message recognition. Working with a GPIB controller device, this EOS capability

# intel delivers.